Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Recursive decoder architecture for binary block codes

Recursive decoder architecture for binary block codes

US Patent 6349117 · Granted Feb 19, 2002

Estimated economic value: $29,516,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System to efficiently transmit two HDTV channels over satellite using turbo code2006
Unequal error protection Reed-Muller code generator and decoder2005
Method and apparatus for decoding M-PSK turbo code using new approximation techn2004
System and method using polar coordinate representation for quantization and dis2002
64/256 quadrature amplitude modulation trellis coded modulation decoder2001
Apparatus and method for recovering information bits from a 64/256-quadrature am2001
Trellis code modulation decoder structure for advanced digital television receiv2001
Non-equalized digital receiver using block decoding with erasure and error corre1999
Digital receiver using a concatenated decoder with error and erasure correction1998
Differential trellis decoding for convolutional codes1998
Digital receiver using equalization and block decoding with erasure and error co1998