Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device with reduced number of intermediate level interconnection pattern and method of forming the same

Semiconductor device with reduced number of intermediate level interconnection pattern and method of forming the same

US Patent 6348408 · Granted Feb 19, 2002

Estimated economic value: $27,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer test system, probe card replacing method, and prober2025
MRAM and data read/write method for MRAM2010
Semiconductor memory device with memory cells having same characteristics and ma2004
Semiconductor device comprising high density integrated circuit having a large n2003
Embedded LSI having a FeRAM section and a logic circuit section2002
DRAM having a stacked capacitor and a method for fabricating the same2002
Method of manufacturing semiconductor device in which hot carrier resistance can2002
Characteristic-evaluating storage capacitors2001
Semiconductor device and fabrication method thereof2001
Semiconductor device and method for manufacturing same2001
Embedded LSI having a FeRAM section and a logic circuit section2001
MOS semiconductor device and method of manufacturing the same2001