Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating a semiconductor chip having CMOS devices and a fieldless array

Methods for fabricating a semiconductor chip having CMOS devices and a fieldless array

US Patent 6346442 · Granted Feb 12, 2002

Estimated economic value: $2,178,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ultra-violet protected tamper resistant embedded EEPROM2010
Method for fabricating capacitor structures using the first contact metal2010
Deep implant self-aligned to polysilicon gate2010
Single poly CMOS logic memory cell for RFID application and its programming and 2010
Protection against in-process charging in silicon-oxide-nitride-oxide-silicon (S2008
Method of decreasing charging effects in oxide-nitride-oxide (ONO) memory arrays2006
Protection against in-process charging in silicon-oxide-nitride-oxide-silicon (S2005
Self-aligned process for fabricating memory cells with two isolated floating gat2004
Semiconductor chip having both polycide and salicide gates and methods for makin2004
Methods for fabricating a semiconductor chip having CMOS devices and fieldless a2003
Methods for fabricating a semiconductor chip having CMOS devices and fieldless a2003
Methods for fabricating a semiconductor chip having CMOS devices and fieldless a2003