Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for testing bus connections of writable and readable integrated electronic circuits, in particular memory components

Method for testing bus connections of writable and readable integrated electronic circuits, in particular memory components

US Patent 6345372 · Granted Feb 5, 2002

Estimated economic value: $1,228,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrical device with stored data2008
Electric device with readable storage data2008
Module of a peripheral system2008
Emergency support member2004
Vehicle wheel with an emergency running support body and at least one lubricant 2003
Method for fixing a ring made of a sound-absorbing material on a rim and motor v2003