Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a Si3N4/polycide structure using a dielectric sacrificial layer as a mask

Method of fabricating a Si3N4/polycide structure using a dielectric sacrificial layer as a mask

US Patent 6342452 · Granted Jan 29, 2002

Estimated economic value: $17,392,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microelectronic devices, and related memory devices and electronic systems2025
Array of vertical transistors and method used in forming an array of vertical tr2025
Electronic devices comprising multilevel bitlines, and related methods and syste2025
Microelectronic devices with active source/drain contacts in trench in symmetric2024
Integrated assemblies, and methods of forming integrated assemblies2022
Array of vertical transistors and method used in forming an array of vertical tr2022
Transistor and its manufacturing process2021
Method for forming a microelectronic device2021
Selective dielectric deposition2021
Semiconductor devices2020
Method for producing a substrate by spraying particles onto a compact film of so2019
Device with deformable shell including an internal piezoelectric circuit2019