Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor wafer having a multi-test circuit, and method for manufacturing a semiconductor device including multi-test process

Semiconductor wafer having a multi-test circuit, and method for manufacturing a semiconductor device including multi-test process

US Patent 6340823 · Granted Jan 22, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor integrated circuit with variable bit line precharging voltage2002
Semiconductor device capable of adjusting an internal power supply potential in 2002
Semiconductor storage device having burn-in mode2002
Semiconductor memory device having self refresh mode2001
Semiconductor memory device capable of manifesting a short-circuit failure assoc2001
Dynamic type semiconductor memory device operable in self refresh operation mode2001
Power-on reset circuit, and semiconductor device2001
Semiconductor integrated circuit device capable of altering an operating mode by2001
Semiconductor integrated circuit being able to generate sufficient boost potenti1997