Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiprocessor with each processor element accessing operands in loaded input buffer and forwarding results to FIFO output buffer

Multiprocessor with each processor element accessing operands in loaded input buffer and forwarding results to FIFO output buffer

US Patent 6339819 · Granted Jan 15, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-processor computer architecture incorporating distributed multi-ported com2020
Reconfigurable processor module comprising hybrid stacked integrated circuit die2011
Multi-adaptive processing systems and techniques for enhancing parallelism and p2009
Switch/network adapter port coupling a reconfigurable processing element to one 2009
Switch/network adapter port for clustered computers employing a chain of multi-a2008
Reconfigurable processor element utilizing both coarse and fine grained reconfig2008
Switch/network adapter port for clustered computers employing a chain of multi-a2008
Reconfigurable processor module comprising hybrid stacked integrated circuit die2007
Multiprocessor computer architecture incorporating a plurality of memory algorit2007
Multiprocessor computer architecture incorporating a plurality of memory algorit2007
Multi-adaptive processing systems and techniques for enhancing parallelism and p2007
Switch/network adapter port coupling a reconfigurable processing element to one 2007