Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating interpoly dielectrics in non-volatile stacked-gate memory structures

Method for fabricating interpoly dielectrics in non-volatile stacked-gate memory structures

US Patent 6339000 · Granted Jan 15, 2002

Estimated economic value: $36,695,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming a TVS semiconductor device2021
Semiconductor package and method of forming the same2021
Photonic integrated circuit package and method of forming the same2021
Systems and methods for notifying an author of contextual suggested content2020
Electrical connection structure, semiconductor package and method of forming the2020
TVS semiconductor device and method therefor2020
Fast SCR structure for ESD protection2019
Method for manufacturing a semiconductor device2018
Method of manufacturing a common mode filter2018
Method for manufacturing a semiconductor component having a common mode filter m2017
Semiconductor component and method of manufacture2017
ESD device and structure therefor2017