Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Write protect input implementation for a simultaneous operation flash memory device

Write protect input implementation for a simultaneous operation flash memory device

US Patent 6331950 · Granted Dec 18, 2001

Estimated economic value: $8,747,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Error correction scheme for non-volatile memory2014
Low voltage PNPN protection device2013
Error correction scheme for non-volatile memory2013
Low voltage PNPN protection device2013
Error correction scheme for non-volatile memory2012
Semiconductor device and programming method therefor2010
High performance flash memory device capable of high density data storage2008
High performance flash memory device capable of high density data storage2008
Multi-bit flash memory device having improved program rate2008
Semiconductor device and programming method2007
Nonvolatile semiconductor memory device supplying proper program potential2006
Memory circuit with redundant configuration2005