Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Double data rate synchronous dynamic random access memory device incorporating a static RAM cache per memory bank

Double data rate synchronous dynamic random access memory device incorporating a static RAM cache per memory bank

US Patent 6330636 · Granted Dec 11, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for rotating language preferred orientation on a mobile device2017
Techniques for rotating language preferred orientation on a mobile device2017
Recommending sites through metadata analysis2016
Automated level-based targeted test configuration2013
Automated level-based targeted test configuration2013
Processing systems and methods for molecular memory2010
Electronic junction devices featuring redox electrodes2010
Method for hiding a refresh in a pseudo-static memory2010
Method and circuit for increasing the memory access speed of an enhanced synchro2009
Method and circuit for increasing the memory access speed of an enhanced synchro2009
Method for hiding a refresh in a pseudo-static memory with plural DRAM sub-array2008
Enhanced DRAM with embedded registers2008