Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed serial line transceivers integrated into a cache controller to support coherent memory transactions in a loosely coupled network

High speed serial line transceivers integrated into a cache controller to support coherent memory transactions in a loosely coupled network

US Patent 6330591 · Granted Dec 11, 2001

Estimated economic value: $15,825,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for correlation of a behavioral model to a circuit realization2021
Pre-distortion for a phase interpolator with nonlinearity2016
Circuits for and methods of implementing a receiver in an integrated circuit dev2015
Offset calibration and adaptive channel data sample positioning2014
Pre-distortion for a phase interpolator with nonlinearity2014
Interposer having an inductor2014
Power supply regulation and optimization by multiple circuits sharing a single s2014
Methods for avoiding parasitic capacitance in an integrated circuit package2012
Unpowered twisted pair loopback circuit for differential mode signaling2012
Device for avoiding parasitic capacitance in an integrated circuit package2011
Automatic data rate and power adjustment on communications uplink based on commu2011
Method and apparatus for remote powering of device connected to network2010