Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for analyzing manufacturing test pattern coverage of critical delay circuit paths

Method for analyzing manufacturing test pattern coverage of critical delay circuit paths

US Patent 6327686 · Granted Dec 4, 2001

Estimated economic value: $53,384,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Voltage impacts on delays for timing simulation2025
Voltage impacts on delays for timing simulation2024
Systems and methods for accurate voltage impact on integrated timing simulation2022
Multi-engine static analysis2010
Method and apparatus to create bypass logic in a digital circuit design2007
Timing verifier for MOS devices and related method2005
Method to compress a piecewise linear waveform so compression error occurs on on2003
Method to compress a piecewise linear waveform so compression error occurs on on2003
Timing verifier for MOS devices and related method2002
Pruning of short paths in static timing verifier2000
Method and apparatus for synchronous circuit simulation design by eliminating un1999
Topology indpendent system for state element conversion1997