{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for dithering idle channel tones in delta-sigma analog-to-digital converters", "item": "https://www.patentleaderboard.com/patent/6326911"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for dithering idle channel tones in delta-sigma analog-to-digital converters

Method and apparatus for dithering idle channel tones in delta-sigma analog-to-digital converters

US Patent 6326911 · Granted Dec 4, 2001

Estimated economic value: $47,111,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hearing aid system containing at least one hearing aid instrument worn on the us2023
Article hanger2023
Hearing aid system including at least one hearing aid instrument worn on a user'2023
Method for direction-dependent noise rejection for a hearing system containing a2023
Miticide composition of prolonged action and its manufacturing process, a mitici2021
Method and apparatus for selecting the output of programmable power adapter2017
MOS transistor with varying channel width2016
Receiving control circuit for a wall control interface with phase modulation and2015
Low drop-out regulator providing constant current and maximum voltage limit2014
Output voltage control circuit of power converter for light-load power saving2013
Wall control interface with phase modulation and detection for power management2013
Switching regulator having terminal for feedback signal inputting and peak switc2013