Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for and method of eliminating single event upsets in combinational logic

Apparatus for and method of eliminating single event upsets in combinational logic

US Patent 6326809 · Granted Dec 4, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

WLAN transmitter having high data throughput2017
Symbol mapping for binary coding2016
Symbol mapping for binary coding2015
Adaptive decoding based on signal to noise ratio (SNR)2015
WLAN transmitter having high data throughput2015
Rate control adaptable communications2014
Downstream time domain based adaptive modulation for DOCSIS based applications2014
Iterative demapper2014
Variable modulation with LDPC (low density parity check) coding2014
LDPC (Low Density Parity Check) codes with corresponding parity check matrices s2014
Downstream time domain based adaptive modulation for DOCSIS based applications2013
LDPC (low density parity check) code size adjustment by shortening and puncturin2013