Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for reducing contamination in a wafer loadlock of a semiconductor wafer processing system

US Patent 6323463 · Granted Nov 27, 2001

Estimated economic value: $67,261,000

Assignee

Inventors

View full patent text on Google Patents →