Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for forming a borderless via in a semiconductor device

Process for forming a borderless via in a semiconductor device

US Patent 6319823 · Granted Nov 20, 2001

Estimated economic value: $3,551,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Smart mirror2020
Smart mirror2018
Devices and systems for remote control2016
Devices and systems for remote control2015
Chiral diene ligands, a fabrication method thereof and applications thereof2013
Method of forming a floating gate for a split-gate flash memory device2007
Self-aligned fabricating process and structure of source line of etox flash memo2003
Bonding pad structure and manufacturing method thereof2001
Bonding pad structure and manufacturing method thereof2001
EPROM cell structure and a method for forming the EPROM cell structure2001
Nonvolatile memories with high capacitive-coupling ratio2001
Fabrication method for a borderless via of a semiconductor device2001