Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing a semiconductor device having shallow junctions

Method of manufacturing a semiconductor device having shallow junctions

US Patent 6316319 · Granted Nov 13, 2001

Estimated economic value: $7,839,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Controlling the latchup effect2017
Controlling the latchup effect2014
Apparatus and method for a metal oxide semiconductor field effect transistor wit2014
Junction leakage suppression in memory devices2013
Apparatus and method for a metal oxide semiconductor field effect transistor wit2013
Junction leakage suppression in memory devices2011
Method to obtain multiple gate thicknesses using in-situ gate etch mask approach2010
Dual SOI film thickness for body resistance control2007
SOI device with structure for enhancing carrier recombination and method of fabr2006
Dental adhesive2006
Method for fabricating a memory device2006
High voltage transistor scaling tilt ion implant method2006