Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Priority allocation in a bus interconnected discrete and/or integrated digital multi-module system

Priority allocation in a bus interconnected discrete and/or integrated digital multi-module system

US Patent 6311244 · Granted Oct 30, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced peripheral processing system to optimize power consumption2025
Very low power microcontroller system2023
Enhanced peripheral processing system to optimize power consumption2023
SRAM with error correction in retention mode2021
Very low power microcontroller system2020
Very low power microcontroller system2020
Very low power microcontroller system2020
SRAM with error correction in retention mode2020
Low power autonomous peripheral management2020
Method and apparatus for monitoring energy consumption2020
Counter/timer array for generation of complex patterns independent of software c2019
SRAM with error correction in retention mode2019