Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuit for testing memory cells in a multilevel memory device

Method and circuit for testing memory cells in a multilevel memory device

US Patent 6301157 · Granted Oct 9, 2001

Estimated economic value: $21,821,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Polyaxial surgical screw and device for implanting said surgical screw2025
Surgical screwdriver2024
Surgical screwdriver2024
Data memory access collision manager, device and method2024
Filters including bandpass filter transmission lines2024
Driver circuit, corresponding device and method of operation2023
Surgical device2023
Driver circuit, corresponding device and method of operation2022
Device and kit for positioning an implant for intervertebral fusion2021
Intervertebral fusion cage2021
Memory device with a common source select line for two memory portions of a logi2020
Programming non-volatile electronic memory device with NAND architecture2020