Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fixed clock based arbitrary symbol rate timing recovery loop

Fixed clock based arbitrary symbol rate timing recovery loop

US Patent 6295325 · Granted Sep 25, 2001

Estimated economic value: $5,207,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Receiver and transmitter adaptation using stochastic gradient hill climbing with2024
Equalization adaptation schemes for high-speed links2024
Equalization adaptation schemes for high-speed links2023
Receiver and transmitter adaptation using stochastic gradient hill climbing with2022
Receiver adaptation using stochastic gradient hill climbing with genetic mutatio2020
Techniques for improving high-speed communications in a computing system2020
Systems and methods for channel information exchange in a PCIe environment2019
Systems and methods for accurate transfer margin communication2019
DeSerializer DC offset adaptation based on decision feedback equalizer adaptatio2018
Receiver bandwidth adaptation2017
Systems and methods for serial data transfer margin increase2017
Systems and methods for SerDes physical layer qualification and mitigation2017