Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method of reducing the pre-charge time of bit lines in a random access memory

Apparatus and method of reducing the pre-charge time of bit lines in a random access memory

US Patent 6292416 · Granted Sep 18, 2001

Estimated economic value: $4,551,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for intelligent selectivity of material application2025
Semiconductor device with transistor local interconnects2024
Semiconductor device with transistor local interconnects2022
Semiconductor device with transistor local interconnects2020
Circuit having capacitor coupled with memory element2016
Semiconductor device with transistor local interconnects2016
Methods of using a trench salicide routing layer2015
Middle-of-the-line constructs using diffusion contact structures2015
Measuring electrical resistance2015
Middle-of-the-line constructs using diffusion contact structures2015
Providing capacitors to improve radiation hardening in memory elements2014
Providing timing-closed FinFET designs from planar designs2014