Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating passivated semiconductor devices

Method for fabricating passivated semiconductor devices

US Patent 6291316 · Granted Sep 18, 2001

Estimated economic value: $6,060,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Zener diode having a polysilicon layer for improved reverse surge capability and2018
Methods for singulating semiconductor wafer2017
Methods for singulating semiconductor wafer2017
Gallium nitride power semiconductor device having a vertical structure2016
Zener diode having a polysilicon layer for improved reverse surge capability and2016
GaN-based schottky diode having large bond pads and reduced contact resistance2016
Zener diode haviing a polysilicon layer for improved reverse surge capability an2015
GaN-based Schottky diode having dual metal, partially recessed electrode2015
GaN-based Schottky diode having partially recessed anode2015
Double trench rectifier2015
Trench DMOS device with improved termination structure for high voltage applicat2015
Trench MOS device with improved termination structure for high voltage applicati2014