Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout synopsizing process for efficient layout parasitic extraction and circuit simulation in post-layout verification

Layout synopsizing process for efficient layout parasitic extraction and circuit simulation in post-layout verification

US Patent 6289412 · Granted Sep 11, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for hybrid dynamic state estimation2021
Optimization of rebuilding in solid state drives2018
Optimization of rebuilding in solid state drives2017
Apparatuses and methods for selection among multiple subscriber numbers2017
Methods and devices for displaying multiple subscriber identity module card slot2016
Circuit simulation methodology to calculate leakage current during any mode of c2014
Glitch and metastability checks using signal characteristics2007
Delay and signal integrity check and characterization2007
Reliability based characterization using bisection2006
Heat dissipation assembly and method of assembling the same2002
Memory characterization system2001
Memory characterization system2001