Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS pulse shrinking delay element with deep subnanosecond resolution

CMOS pulse shrinking delay element with deep subnanosecond resolution

US Patent 6288587 · Granted Sep 11, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cushion2024
Sub-sampling phase-locked loop2022
Clock and data recovery device and jitter tolerance enhancement method thereof2021
Reference voltage generator2020
Dynamic amplifier and related gain boosting method2020
Draw die and binder lock2019
Clock and data recovery circuit with jitter tolerance enhancement2019
RF coil array having two or more switches built within each RF coil array elemen2015
Differential signal correction circuit2015
Divider-less phase locked loop (PLL)2014
Noise filtering fractional-N frequency synthesizer and operating method thereof2014
Signal processing apparatus2014