Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in test method for content addressable memories

Built-in test method for content addressable memories

US Patent 6286116 · Granted Sep 4, 2001

Estimated economic value: $45,413,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for interfacing a high speed scan-path with slow-speed test2004
Embedded RAM with self-test and self-repair with spare rows and columns2002
Observability register architecture for efficient production test and debug2001
Method for cost-effective production testing of input voltage levels of the forw2000
Encoding of failing bit addresses to facilitate multi-bit failure detect using a2000
Architecture for system-wide standardized intra-module and inter-module fault te1997
Scannable flip-flop1987
System for polynomial division self-testing of digital networks1985