Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic logic circuits with reduced evaluation time

Dynamic logic circuits with reduced evaluation time

US Patent 6285217 · Granted Sep 4, 2001

Estimated economic value: $27,475,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Composing music using foresight and planning2018
Composing music using foresight and planning2017
Test structure and methodology for three-dimensional semiconductor structures2014
Test structure and methodology for three-dimensional semiconductor structures2014
Test structure and methodology for three-dimensional semiconductor structures2012
Test structure and methodology for three-dimensional semiconductor structures2012
Structure for reduced area active above-ground and below-supply noise suppressio2012
Structure for reduced area active above-ground and below-supply noise suppressio2012
Structure for automated transistor tuning in an integrated circuit design2011
Structure for automated transistor tuning in an integrated circuit design2011
Memory device with control circuit for regulating power supply voltage2010
Structure for a configurable low power high fan-in multiplexer2010