Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuit for implementing digital delay lines using delay caches

Method and circuit for implementing digital delay lines using delay caches

US Patent 6275899 · Granted Aug 14, 2001

Estimated economic value: $2,821,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compositions and methods for delivery of agents2025
Polynucleotides encoding porphobilinogen deaminase for the treatment of acute in2025
Polynucleotides encoding galactose-1-phosphate uridylyltransferase for the treat2025
High purity RNA compositions and methods for preparation thereof2025
Methods for therapeutic administration of messenger ribonucleic acid drugs2025
Polynucleotides encoding Citrin for the treatment of Citrullinemia type 22025
High purity RNA compositions and methods for preparation thereof2025
Polynucleotides encoding JAGGED1 for the treatment of Alagille syndrome2024
Polynucleotides encoding lipoprotein lipase for the treatment of hyperlipidemia2024
Polynucleotides encoding relaxin2024
Preparation of lipid nanoparticles and methods of administration thereof2024
Terminally modified RNA2024