Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › N-way set-associative cache memory which includes a store hit buffer for improved data access

N-way set-associative cache memory which includes a store hit buffer for improved data access

US Patent 6272595 · Granted Aug 7, 2001

Estimated economic value: $139,051,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for controlling clock cycle time2025
Method and apparatus for controlling clock cycle time2024
Method and apparatus for controlling clock cycle time2023
Method and apparatus for controlling clock cycle time2022
Method and apparatus for controlling clock cycle time2021
Method and apparatus for synchronization2018
Critical paths accommodation with frequency variable clock generator2018
Integrated circuit having regulator controlled based on operational speed2017
Method and apparatus for synchronization2017
Method and apparatus for gals system2016
Method and apparatus for activating sleep mode2016
Linear to physical address translation with support for page attributes2015