Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for eliminating effects of parasitic bipolar transistor action in dynamic logic using setup time determination

System and method for eliminating effects of parasitic bipolar transistor action in dynamic logic using setup time determination

US Patent 6266800 · Granted Jul 24, 2001

Estimated economic value: $31,737,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Real time cognitive reasoning using a circuit with varying confidence level aler2023
Real time cognitive reasoning using a circuit with varying confidence level aler2022
Optimizing data approximation analysis using low power circuitry2021
Cognitive analysis using applied analog circuits2020
Negative operand compatible charge-scaling subtractor circuit2020
Real time cognitive monitoring of correlations between variables2020
Real time cognitive monitoring of correlations between variables2020
Cognitive analysis using applied analog circuits2020
Charge-scaling adder circuit2020
Charge-scaling subtractor circuit2020
Predicting data correlation using multivalued logical outputs in static random a2019
Charge-scaling subtractor circuit2019