Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient and scalable FIR filter architecture for decimation

Efficient and scalable FIR filter architecture for decimation

US Patent 6260053 · Granted Jul 10, 2001

Estimated economic value: $12,069,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metastability error reduction in asynchronous successive approximation analog to2017
Gain calibration by applying a portion of an input voltage to voltage associated2017
Methods and apparatus for calibration of automatic gain control in broadcast tun2010
Flexible versatile low-cost wireline transmit driver2008
Image-canceling quadrature modulator and method2006
Frequency compensation for single-ended class AB operational amplifiers with ful2001
Input sampling structure for delta-sigma modulator2000
Robust start-up circuit for CMOS bandgap reference2000
Accurate gain calibration of analog to digital converters2000
Noise management scheme for high-speed mixed-signal integrated circuits2000