Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device and method for margin testing a semiconductor memory by applying a stressing voltage simultaneously to complementary and true digit lines

Device and method for margin testing a semiconductor memory by applying a stressing voltage simultaneously to complementary and true digit lines

US Patent 6256242 · Granted Jul 3, 2001

Estimated economic value: $10,281,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, devices, and methods for reading machine-readable characters and human-2010
Systems, devices, and methods for reading machine-readable characters and human-2009