Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for relaxing the FIFO ordering constraint for memory accesses in a multi-processor asynchronous cache system

Method and apparatus for relaxing the FIFO ordering constraint for memory accesses in a multi-processor asynchronous cache system

US Patent 6253291 · Granted Jun 26, 2001

Estimated economic value: $76,344,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integration of a virtualized input/output device in a computer system2020
Packet processing architecture2016
Secure memory access controller2016
Shared memory architecture2014
Transmission using multiple physical interface2014
Adaptive cache for caching context and for adapting to collisions in a session l2013
SoC device with integrated supports for Ethernet, TCP, iSCSI, RDMA and network a2013
Shared memory architecture2012
Hardware memory locks2012
Apparatus and methods for efficient insertion and removal of MPA markers and RDM2012
Global address space management2011
Memory management in a shared memory system2011