Home› Memory with plurality of blocks each accessed selectively with either one of two operational modes to reduce current dissipation using values of register bits set by an instruction signal
Memory with plurality of blocks each accessed selectively with either one of two operational modes to reduce current dissipation using values of register bits set by an instruction signal