Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for generating layout data for a semiconductor integrated circuit device

Method and apparatus for generating layout data for a semiconductor integrated circuit device

US Patent 6247162 · Granted Jun 12, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Write control circuit and semiconductor device2013
Method for simulating power voltage distribution of semiconductor integrated cir2008
Input buffer circuit for semiconductor device2004
Power supply network analyzing method, computer program for executing the method2004
Method of designing wiring for power sources in a semiconductor chip, and a comp2003
Method for optimizing power supply wiring in a semiconductor integrated circuit2002
Method and apparatus to optimize power wiring layout and generate wiring layout 2002
Method and apparatus for calculating delay times in semiconductor circuit2002
Process for producing a magnetic head slider2001
Magnetic hard disk drive and process for producing the same2001
Manufacturing method and apparatus of a semiconductor integrated circuit device2000
Manufacturing method and apparatus of a semiconductor integrated circuit device1997