Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for using checking instructions in a floating-point execution unit

Apparatus and method for using checking instructions in a floating-point execution unit

US Patent 6247117 · Granted Jun 12, 2001

Estimated economic value: $5,669,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimized 3D lighting computations using a logarithmic number system2016
Graphics processor with memory management unit and cache coherent link2014
Efficient matrix multiplication on a parallel processing device2013
Maximized memory throughput on parallel processing devices2012
Pipelined integer division using floating-point reciprocal2012
Maximized memory throughput using cooperative thread arrays2011
Graphics processing unit used for cryptographic processing2011
Mapping the threads of a CTA to the elements of a tile for efficient matrix mult2011
Hardware/software-based mapping of CTAs to matrix tiles for efficient matrix mul2010
Efficient matrix multiplication on a parallel processing device2010
Hardware resource based mapping of cooperative thread arrays (CTA) to result mat2009
Microprocessor including an efficient implementation of extreme value instructio2003