Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of fabricating a MOS device using a sacrificial layer and spacer

US Patent 6245626 · Granted Jun 12, 2001

Estimated economic value: $1,530,000

Assignee

Inventors

View full patent text on Google Patents →