Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing die cracking in integrated circuits

Method for reducing die cracking in integrated circuits

US Patent 6245597 · Granted Jun 12, 2001

Estimated economic value: $58,792,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Open cavity plastic package2017
Open cavity plastic package2016
Connecting a plurality of bond pads and/or inner leads with a single bond wire2008
Single die stitch bonding2007
System and method for facilitating electronic transfer of funds2006
Integrated circuit package having interchip bonding and method therefor2001
Stress reducing lead-frame for plastic encapsulation2001
Combination inductive coil and integrated circuit semiconductor chip in a single2001
Integrated circuit package having interchip bonding and method therefor2000
Apparatus and method for removing semiconductor chips from a diced semiconductor2000
Combination inductive coil and integrated circuit semiconductor chip in a single1999