Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low temperature process for fabricating layered superlattice materials and making electronic devices including same

Low temperature process for fabricating layered superlattice materials and making electronic devices including same

US Patent 6245580 · Granted Jun 12, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fault interface architecture in safety-relevant systems2025
Methods and systems for public and private-key leveled fully homomorphic encrypt2025
Methods and systems for encrypting rational numbers and adding randomness to RSA2024
Methods and systems for somewhat homomorphic encryption and key updates based on2023
Methods and systems for distributed computation within a fully homomorphic encry2023
Correlated electron switch elements for brain-based computing2023
Correlated electron device formed via conversion of conductive substrate to a co2022
Fabricating correlated electron material (CEM) devices2022
Methods and systems for encryption and homomorphic encryption systems using Geom2022
Formation of a correlated electron material (CEM)2022
Switch cell device2021
Methods for controlling switching characteristics of a correlated electron mater2021