Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile memory cell capable of being programmed and erased through substantially separate areas of one of its drain-side and source-side regions

Non-volatile memory cell capable of being programmed and erased through substantially separate areas of one of its drain-side and source-side regions

US Patent 6243298 · Granted Jun 5, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory array partitioning architecture and method to utilize single2014
Apparatus and method for external charge pump on flash memory module2014
Structure and method for parallel testing of dies on a semiconductor wafer2010
Structure and method for parallel testing of dies on a semiconductor wafer2008
Structure and method for parallel testing of dies on a semiconductor wafer2007
Integrated circuit having an EEPROM and flash EPROM using a memory cell with sou2003
Integrated circuit having an EEPROM and flash EPROM2002
Integrated circuit having an EEPROM and flash EPROM2002
Flash memory architecture and method of operation2001
Serial flash memory2000
Charge pump system with improved programming current distribution1999
Serial flash memory1999