Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for testing whether a programmable logic device complies with a zero-hold-time requirement

Circuit and method for testing whether a programmable logic device complies with a zero-hold-time requirement

US Patent 6239611 · Granted May 29, 2001

Estimated economic value: $135,687,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for self-regulated burn-in of an integrated circuit2012
Providing fault coverage of interconnect in an FPGA2003