Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming a transistor with reduced source/drain series resistance

Method for forming a transistor with reduced source/drain series resistance

US Patent 6238958 · Granted May 29, 2001

Estimated economic value: $770,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Switch and scheduling method for packet forwarding of the same2024
Wearable device and method for performing registration process in the wearable d2024
Time-division multiplexing scheduler and scheduling device2023
Card connector2023
Multicast packet replication method2023
Time-division multiplexing scheduler and scheduling device2023
Wearable device and associated detecting method2022
Card connector2022
Circuit within switch and method for managing memory within switch2022
Bandwidth allocation apparatus for use in oversubscription network switching and2021
Wearable device and associated detecting method2021
Datum rebuilding method, and wearable electronic device with a datum rebuilding 2021