Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing the disparity of set and clear bits on a serial line

Method and apparatus for reducing the disparity of set and clear bits on a serial line

US Patent 6229462 · Granted May 8, 2001

Estimated economic value: $159,287,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Latch with a feedback circuit2014
Digital random number generator using partially entropic data2013
Controlling transmission on an asynchronous bus2009
Power transformer2008
Circuit to manage and lower clock inaccuracies of integrated circuits2006
Apparatus and method for reducing power consumption by a data synchronizer2006
Apparatus to provide connection between a microelectronic device and an antenna2006
Device testing using a holding-circuit2004
Two-dimensional C-element array2003
Long setup flip-flop for improved synchronization capabilities2003
Backgate biased synchronizing latch2003
High speed bidirectional signaling scheme1997