Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for reducing the apparent read latency when connecting busses with fixed read replay timeouts to CPU'S with write-back caches

US Patent 6226703 · Granted May 1, 2001

Estimated economic value: $33,544,000

Assignee

Inventors

View full patent text on Google Patents →