Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microprocessor with an instruction level reconfigurable n-way cache

Microprocessor with an instruction level reconfigurable n-way cache

US Patent 6223255 · Granted Apr 24, 2001

Estimated economic value: $27,674,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Approximation of matrices for matrix multiply operations2025
Data compressor for approximation of matrices for matrix multiply operations2024
Dynamically reconfigurable register file2024
Selectively enabled result lookaside buffer based on a hit rate2023
Variable precision computing system2022
Lossless machine learning activation value compression2022
Uniform predicates in shaders for graphics processing units2020
Uniform predicates in shaders for graphics processing units2018
Emulation of fused multiply-add operations2017
Methods, systems and devices for prioritizing access to wireless networks2014
Technique for efficiently accessing telephone messages2000
Two-button protocol for generating function and instruction messages for operati1999