Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual mode programmable delay element

Dual mode programmable delay element

US Patent 6222407 · Granted Apr 24, 2001

Estimated economic value: $20,927,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pulse generator with controlled output characteristics2003
Latch clustering for power optimization2003
Self-regulating voltage divider for series-stacked voltage rails2003
CMOS state saving latch2002
Programmable delay circuit having a fine delay element selectively receives inpu2002
Multiple power distribution for delta-I noise reduction2002
Low power LSSD flip flops and a flushable single clock splitter for flip flops2001
Double-edge-triggered flip-flop providing two data transitions per clock cycle2001
Method and apparatus for routing low-skew clock networks2001
Dual-pitch perimeter flip-chip footprint for high integration asics2000
VLSI test circuit apparatus and method1999
Low power CMOS latch1998