Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in stress pattern on IC dies and method of forming

Built-in stress pattern on IC dies and method of forming

US Patent 6218726 · Granted Apr 17, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Intelligent storage device and intelligent storage method2023
Intelligent store system and intelligent store method2023
Leadframe substrate having modulator and crack inhibiting structure and flip chi2022
Method and device for analyzing data2021
Storage device and storage method to identify object using sensing data and iden2021
Interconnect substrate with stiffener and warp balancer and semiconductor assemb2020
Methods of making wiring substrate for stackable semiconductor assembly and maki2020
Face-to-face semiconductor assembly having semiconductor device in dielectric re2019
Wiring board having electrical isolator and moisture inhibiting cap incorporated2019
Wiring board having isolator and bridging element and method of making wiring bo2019
Semiconductor assembly with electromagnetic shielding and thermally enhanced cha2019
Wiring board with dual stiffeners and dual routing circuitries integrated togeth2019