Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low jitter phase locked loop having a sigma delta modulator and a method thereof

Low jitter phase locked loop having a sigma delta modulator and a method thereof

US Patent 6208211 · Granted Mar 27, 2001

Estimated economic value: $43,850,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decoding method, decoder, and decoding apparatus2023
Apparatus and method for processing a digital signal in a frequency domain linea2021
Method and apparatus for adaptive graphics compression and display buffer switch2018
Method and apparatus for encoding an image2018
Method for gamma correction and a device having gamma correction capabilities2013
Method and system for filtering image data2013
Method and system arranged for filtering an image2013
Method for processing CDMA signals and a device having CDMA signal capabilities2013
Device and method for evaluating connectivity between a video driver and a displ2013
Integrated circuit comprising deflicker unit for filtering image data, and a met2013
Method and device for processing image data stored in a frame buffer2012
Method and device for frame and slot synchronization2011