Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › ATM cell scheduler which uses a heap memory and associates timestamps with each channel

ATM cell scheduler which uses a heap memory and associates timestamps with each channel

US Patent 6205151 · Granted Mar 20, 2001

Estimated economic value: $50,316,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit device with multiple parallel data paths2025
Apparatus and mechanism to bypass PCIE address translation by using alternative 2024
Integrated circuit device with multiple direct memory access (DMA) data paths2024
Testing of fault detection circuit2023
Split direct memory access (DMA) with streaming interconnect2022
Apparatus and mechanism to bypass PCIe address translation by using alternative 2022
Flexible hybrid firewall architecture2021
Testing of fault detection circuit2021
Split direct memory access (DMA)2020
On-chip and system-area multi-processor interconnection networks in advanced pro2020
Flexible hybrid firewall architecture2020
Apparatus and mechanism to bypass PCIe address translation by using alternative 2019