Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay locked loop for sub-micron single-poly digital CMOS processes

Delay locked loop for sub-micron single-poly digital CMOS processes

US Patent 6204705 · Granted Mar 20, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Internally fixed lipid vesicle2024
Pixel structure having patterned transparent conductive layer2014
Delay cell2002
Adaptive equalizer2000
Backplane connector apparatus and method2000