Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming nonvolatile integrated circuit memory devices having high capacitive coupling ratios

Methods of forming nonvolatile integrated circuit memory devices having high capacitive coupling ratios

US Patent 6204122 · Granted Mar 20, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for preparing biodegradable polymer microparticles, and biodegradable pol2025
Methods of fabricating nonvolatile memory devices2012
Semiconductor device and method of manufacturing the same2011
Memory device and fabrication method thereof2011
Nonvolatile memory devices2010
Nonvolatile memory device and fabrication method2010
Nonvolatile memory devices having control electrodes configured to inhibit paras2010
Semiconductor device and method of manufacturing the same2010
Floating trap type nonvolatile memory device and method of fabricating the same2010
Nonvolatile semiconductor integrated circuit devices and fabrication methods the2010
Semiconductor device including impurity regions having different cross-sectional2010
Non-volatile memory devices with wraparound-shaped floating gate electrodes and 2010